

Home | Login | Logout | Access Information | Alerts |

Welcome United States Patent and Trademark Office

☐ Search Results

BROWSE

SEARCH

IEEE XPLORE GUIDE

Results for "(((test structures) <and> (maze) <and> (serpentine))<in>metadata)"

⊠e-mail

Your search matched 0 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

» Search Options

View Session History

Modify Search

New Search

(((test structures) <and> (maze) <and> (serpentine))<in>metadata)

© Citation C Citation & Abstract

>>

Check to search only within this results set

» Key

IEEE Journal or

Magazine

IEE JNL

IEEE JNL

IEE Journal or Magazine

IEEE CNF

IEE CNF

IEEE Conference

Proceeding

IEE Conference

Proceeding

No results were found.

Display Format:

Please edit your search criteria and try again. Refer to the Help pages if you need assistan

IEEE STD IEEE Standard

Help Contact Us Privacy &:

© Copyright 2005 IEEE -

Indexed by #Inspec



Home | Login | Logout | Access Information | Alerts |

IEEE		Welcome United States Patent and Trademark Office					
Search Results				BROWSE	SEARCH	IEEE XPLORE GUIDE	
Results for "(((structures) <and> (maze <or> serpentine))<in>metadata)" Your search matched 90 of 1260866 documents. A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.</in></or></and>						⊡ e-mail er.	
» Search O	ptions						
View Session History New Search			Modify Search				
		(((str.	(((structures) <and> (maze <or> serpentine))<in>metadata)</in></or></and>				
			Check to search only within this results set				
» Other Resources (Available For Purchase)		Display Format: Citation C Citation & Abstract					
Top Book Results		Select	A	rticle Information		View: 1-25 <u>26-</u>	
High-Speed Digital System Design by Hall, S. H.; Hall, G. W.; McCall, J. A.; Hardcover, Edition: 1 Claude E. Shannon by Sloane, N. J. A.; Wyner, A. D.; Hardcover, Edition: 1			1. Test chip characterization of X architecture diagonal lines for SoC design Arora, N.D.; Song, L.; Shah, S.; Joshi, K.; Thumaty, K.; Fujimura, A.; Schoellkc Smayling, M.; Nagata, T.; Microelectronic Test Structures, 2004. Proceedings. ICMTS '04. The Internatio on 22-25 March 2004 Page(s):75 - 79				
View All 2 Result(s)				AbstractPlus Full Text: P	•	EE CNF	
» Key IEEE JNL IEE JNL IEEE CNF IEEE STD	IEEE Journal or Magazine IEE Journal or Magazine		3.	structure Moua, X.K.; Yun Ji; Mallon Electromagnetic Compatil Volume 2, 19-23 Aug. 20 Digital Object Identifier 10 AbstractPlus Full Text: P An implicit connection of Cong, J.; Jie Fang; Kei-Yo Computer-Aided Design, Conference on 7-11 Nov. 1999 Page(s):1 Digital Object Identifier 10 AbstractPlus Full Text: P Continuous roll-to-roll s Izu, M.; Ovshinsky, H.C.;	ry, K.; Leddige, M. bility, 2002 IEEE II 02 Page(s):999 - 1109/ISEMC.200 DF(376 KB) IEE graph maze roution ng Khoo; 1999. Digest of Te 63 - 167 .1109/ICCAD.199 DF(488 KB) IEE erpentine deposi Deng, X.; Krisko, A	nternational Symposium on 1003 vol.2 12.1032832 EE CNF Ing algorithm for ECO routing Echnical Papers. 1999 IEEE/ACM Ir	
			5.	Photovoltaic Specialists C Volume 1, 5-9 Dec. 1994 Digital Object Identifier 10 AbstractPlus Full Text: P Via design rule consider Jason Cong; Jie Fang; Ke	ersion, 1994., Colonference - 1994, Page(s):820 - 823.1109/WCPEC.19 DF(380 KB) IEE ration in multilayori-Yong Khoo; f Integrated Circuit	94.520086 EE CNF er maze routing algorithms its and Systems, IEEE Transaction:	

Digital Object Identifier 10.1109/43.828550